Welcome to cnsmt.com. About Us Why Us? Contact Us

HDMP-1022 Datasheet Download

Part No.:
Download Datasheet
[Low Cost Gigabit Rate Transmit/Receive Chip Set with TTL I/Os]
File Size:
316 K
40 Pages
PCB Prototype
 HDMP-1022 Datasheet Page:2HDMP-1022 Datasheet Page:3HDMP-1022 Datasheet Page:4HDMP-1022 Datasheet Page:5HDMP-1022 Datasheet Page:6HDMP-1022 Datasheet Page:7HDMP-1022 Datasheet Page:8HDMP-1022 Datasheet Page:9 
Low Cost Gigabit Rate
Transmit/Receive Chip Set with
Preliminary Technical Data
Transparent, Extended
Ribbon Cable Replacement
Implemented in a Low Cost
Aluminum M-Quad 80
High-Speed Serial Rate
150-1500 MBaud
Standard TTL Interface
16, 17, 20, or 21 Bits Wide
Reliable Monolithic Silicon
Bipolar Implementation
On-Chip Phase-Locked
- Transmit Clock Generation
- Receive Clock Extraction
data. Parallel data (a frame)
loaded into the Tx (transmitter)
chip is delivered to the Rx
(receiver) chip over a serial
channel, which can be either a
coaxial copper cable or optical
The chip set hides from the user
all the complexity of encoding,
multiplexing, clock extraction,
demultiplexing and decoding.
Unlike other links, the phase-
locked-loop clock extraction
circuit also transparently provides
for frame synchronization–the
user is not troubled with the
periodic insertion of frame syn-
chronization words. In addition,
the dc balance of the line code is
automatically maintained by the
chip set. Thus, the user can
transmit arbitrary data without
restriction. The Rx chip also
includes a state-machine con-
troller (SMC) that provides a
startup handshake protocol for
the duplex link configuration.
The serial data rate of the T/R link
is selectable in four ranges (see
tables on page 5), and extends
from 120 Mbits/s up to 1.25
Gbits/s. The parallel data interface
is 16 or 20 bit TTL, pin select-
able. A flag bit is available and
can be used as an extra 17th or
21st bit under the user’s control.
The flag bit can also be used as an
even or odd frame indicator for
dual-frame transmission. If not
HDMP-1022 Transmitter
HDMP-1024 Receiver
used, the link performs expanded
error detection.
The serial link is synchronous,
and both frame synchronization
and bit synchronization are main-
tained. When data is not available
to send, the link maintains
synchronization by transmitting
fill frames. Two (training) fill
frames are reserved for
handshaking during link startup.
User control space is also sup-
ported. If Control Available is
asserted at the Tx chip, the least
significant 14 or 18 bits of the
data are sent and the Rx Control
Available line will indicate the
data as a Control Word.
It is the intention of this data
sheet to provide the design
engineer all of the information
regarding the HDMP-1022/1024
chipset necessary to design this
product into their application. To
assist you in using this data sheet,
the following Table of Contents is
Backplane/Bus Extender
Video, Image Acquisition
Point to Point Data Links
Implement SCI-FI Standard
Implement Serial HIPPI
The HDMP-1022 transmitter and
the HDMP-1024 receiver are used
to build a high-speed data link for
point-to-point communication.
The monolithic silicon bipolar
transmitter chip and receiver chip
are each provided in a standard
aluminum M-Quad 80 package.
From the user’s viewpoint, these
products can be thought of as
providing a “virtual ribbon cable”
interface for the transmission of