Welcome to cnsmt.com. About Us Why Us? Contact Us

HCPL-7710 Datasheet Download

Part No.:
HCPL-7710
Download:
Download Datasheet
Description:
[40 ns Propagation Delay, CMOS Optocoupler]
File Size:
433 K
Page:
17 Pages
Logo:
Manufacturer:
AGILENT [ AGILENT TECHNOLOGIES, LTD. ]
PCB Prototype
 HCPL-7710 Datasheet Page:2HCPL-7710 Datasheet Page:3HCPL-7710 Datasheet Page:4HCPL-7710 Datasheet Page:5HCPL-7710 Datasheet Page:6HCPL-7710 Datasheet Page:7HCPL-7710 Datasheet Page:8HCPL-7710 Datasheet Page:9 
Agilent HCPL-7710, HCPL-0710
40 ns Propagation Delay,
CMOS Optocoupler
Data Sheet
Features
• +5 V CMOS compatibility
• 8 ns maximum pulse width
distortion
• 20 ns maximum prop. delay skew
• High speed: 12 Mbd
Description
Available in either an 8-pin DIP or
SO-8 package style respectively,
the HCPL-7710 or HCPL-0710
optocouplers utilize the latest
CMOS IC technology to achieve
outstanding performance with
very low power consumption. The
HCPL-x710 require only two
bypass capacitors for complete
CMOS compatibility.
Basic building blocks of the
HCPL-x710 are a CMOS LED
driver IC, a high speed LED and a
CMOS detector IC. A CMOS logic
input signal controls the LED
driver IC which supplies current
to the LED. The detector IC
incorporates an integrated
photodiode, a high-speed
transimpedance amplifier, and a
voltage comparator with an
output driver.
• 40 ns maximum prop. delay
• 10 kV/µs minimum common mode
rejection
• -40°C to 100°C temperature range
• Safety and regulatory approvals
UL Recognized
3750 V rms for 1 min. per
UL 1577
CSA Component Acceptance
Notice #5
IEC/EN/DIN EN 60747-5-2
– V
IORM
= 630 Vpeak for
HCPL-7710 Option 060
– V
IORM
= 560 Vpeak for
HCPL-0710 Option 060
Applications
• Digital fieldbus isolation:
DeviceNet, SDS, Profibus
• AC plasma display panel level
shifting
• Multiplexed data transmission
• Computer peripheral interface
• Microprocessor system interface
Functional Diagram
TRUTH TABLE
(POSITIVE LOGIC)
V
I
, INPUT
V
I
2
I
O
*
3
LED1
GND
1
4
SHIELD
5
GND
2
6
V
O
7
NC*
H
L
LED1
OFF
ON
V
O
, OUTPUT
H
L
**V
DD1
1
8
V
DD2
**
* Pin 3 is the anode of the internal LED and must be left unconnected for guaranteed data sheet
performance. Pin 7 is not connected internally.
** A 0.1
µ
F bypass capacitor must be connected between pins 1 and 4, and 5 and 8.
CAUTION:
It is advised that normal static precautions be taken in handling and assembly of this
component to prevent damage and/or degradation which may be induced by ESD.